Own Physical design closure and PPA attainment for critical Graphics blocks Tasks to include RTL Synthesis, Placement, Clock tree synthesis, Optimization, Routing, Parasitic Extraction, Static Timing Analysis, IR drop analysis, Physical Verification and Sign Off Work closely with RTL designers to analyze critical bottlenecks that impact PPA. Identify complex technical pro